Return to Article Details Cost Effective Implementation of Fixed Point Adders for LUT based FPGAs using Technology Dependent Optimizations Download Download PDF